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Abstract—In this paper, we propose a parallel block-based
Viterbi decoder (PBVD) on the graphic processing unit (GPU)
platform for the decoding of convolutional codes. The decoding
procedure is simplified and parallelized, and the characteristic of
the trellis is exploited to reduce the metric computation. Based on
the compute unified device architecture (CUDA), two kernels with
different parallelism are designed to map two decoding phases.
Moreover, the optimal design of data structures for several
kinds of intermediate information are presented, to improve the
efficiency of internal memory transactions. Experimental results
demonstrate that the proposed decoder achieves high throughput
of 598Mbps on NVIDIA GTX580 and 1802Mbps on GTX980
for the 64-state convolutional code, which are 1.5 times speedup
compared to the existing fastest works on GPUs.
Index Terms—CUDA, convolutional codes, Viterbi algorithm,
parallel decoding, SDR.
I. INTRODUCTION
The convolutional codes are widely used in digital commu-
nication systems to correct the transmission errors, which have
been adopted by almost all advanced wireless communication
standards. There are strong requirements to develop high
performance decoding components with good scalability and
reconfigurability to support various standards, which can be
applied to new radio communication systems such as the
Software Defined Radio (SDR) and Cognitive Radio (CR).
As the Viterbi algorithm [1] is the most popular method for
decoding convolutional codes, our discussion focuses on the
techniques of Viterbi decoder implementations.
Traditional communication systems mainly use Field-
Programmable Gate Array (FPGA) and Application Specific
Integrated Circuit (ASIC) in hardware platforms. Enormous
researches of the Viterbi decoder implementation are based on
FPGA/ASIC and Gb/s throughput is achieved [2] [3]. How-
ever, these high performances are always along with expensive
cost and long development cycle, and these techniques can
not provide the flexibility required by SDR or CR systems.
Alternative microprocessors like Central Processor Unit (CPU)
are more flexible than FPGAs/ASICs. Some works on CPU-
based software decoding use single-instruction multiple-data
(SIMD) instruction sets to achieve parallel decoding [4] [5].
But restricted by their computation resources, the data pro-
cessing speed and decoding throughputs are much lower.
High performance computing (HPC) on GPUs is developed
rapidly over the last decade. Compared with FPGAs/ASICs,
GPU-based implementations have very good flexibility and
scalability using high-level programming language. Compared
with CPUs, GPUs have more massive ALU cores to ensure
large-scale parallel execution, which can gain higher through-
put with appropriate optimization. A lot more works have
focused on GPU-based decoding in recent years. [6] [7] [8] [9]
[10] use CUDA to design Viterbi decoders for SDR systems
on NVIDIA GPUs. [11] uses opening computing language
(OpenCL) to achieve accelerating Viterbi decoding on an
AMD GPU. However, most of these works just simply design
a parallel decoder for block-coded convolutional codes, and
basic level of optimizations are presented. Compared with
these works, a better parallel Viterbi decoding algorithm with
lower computational complexity is proposed in this paper.
Fine-grained and coarse-grained parallelism optimizations are
both presented, to maximize the execution efficiency of math-
ematical operations, memory transactions and data transfer
between the host and the device. The good generality means
our parallel block-based Viterbi decoder can work for most
kinds of convolutional codes, and some optimizations can also
be adopted to implementations of other GPU-based decoders.
II. THE VITERBI DECODING ALGORITHM
The Viterbi algorithm (VA), a maximum likelihood se-
quence estimator, uses the trellis to exhaustively search the
sequence that is closest to received bits from channel. It
consists of two procedures in two directions: the forward
procedure and the traceback procedure. Three kind of units
will be calculated: the path metric (PM), the branch metric
(BM) and the survivor path (SP). BM is calculated to measure
Hamming/Euclidean distance from the received bits to the
legal codewords at each stage. PM is the accumulated distance
added by BMs. SP takes a record of the path with minimum
distance to each state. Forward computing starts at stage 0
with all metrics set to zero. For each state at current stage, an
add-compare-select (ACS) operation is carried out to update
their PM at next stage and rewrite their SP relatively. The ACS
operation can be described by equation (1). PM jn denotes the
path metric of state j at stage n. BM i,jn denotes the branch
metric from state i at stage n−1 to state j at stage n. PM in−1
and BM i,jn are added up for all state i connected to state j
and a minimum result is chosen to update PM jn.
PM jn = min
i
(
PM in−1 +BM
i,j
n
)
(1)
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While the forward ACS computing finishes at the end of the
data stream, a state with minimum PM should be estimated
as the beginning of traceback procedure. The selected state
SE is believed to be the true encoding tail state with high
probability. Therefore, the traceback process goes along the
final survivor path SPET to obtain decoded bits.
In below sections, the (R, 1,K) convolutional code with
code rate 1/R and constraint length K is concerned. The
number of states is denoted by N .
III. PROPOSED GPU-BASED DECODER AND METHODS
FOR EFFICIENT DECODING
A. Parallel Block-based Viterbi Decoder
The original VA is not suitable to decode the convolutional
codes encoded in a stream, as a huge amount of storage
resource would be required and high decoding latency would
not be acceptable. Thus, we propose a parallel block-based
Viterbi decoder (PBVD) based on the GPU architecture.
Fig.1 shows a schematic of the decoding procedures using
PBVD. A real-time constraint is introduced into the decoding
procedure. A data segment from stage t −M to t + D + L
called a parallel block (PB) consists of a truncated block, a
traceback block and a decoding block. Assuming that the block
to be decoded starts at stage t, with the length of D, the PBVD
should start at stage t−M . A forward ACS procedure is carried
out with unknown initial state metrics (typically set to zero).
The ACS operation goes through stage t −M to t +D + L
and survivor paths with length of M +D + L are estimated
and stored, so as the PMs for each state. At the end of the
interval, a traceback procedure starts from a random state (state
S0, for example). After L times traceback along a randomly
picked survivor path, state SE is reached and regarded as the
authentic state at stage t+D. Afterwards, traceback procedure
would continue and the data segment from stage t to t+D is
decoded.
Unlike the original VA, there is no state estimation between
forward and backward procedure in PBVD. That means the
shortest path would not need to be picked out as the unique
selection for backward decoding. This simplification benefits
from the traceback block, which provides L stage for all
survivor paths merging to an authentic state at stage t+D. The
length L is called decoding depth and typically equal to 5K
[12]. Similarly, by a number of M iterations on the truncated
block, the truncation error due to the unknown initial metrics is
Forward ACS
Traceback
End
Truncated
Block
Traceback
Block
Decode Block
Traceback (Decoding)
Start
tt-M t+D t+D+L
stage
Fig. 1. The diagram of decoding procedures inside a data segment.
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Fig. 2. The diagram of parallel decoding for data stream using two individual
GPU kernels. (Note that the composition of VP in K1 and K2 are different.)
negligible. Thus, the strong probability of successful decoding
for the mid block is guaranteed.
To decode a stream of convolutional codes, the input data
could be blocked to a series of segments of length D. Each
segment extends a length of L in both sides as the truncated
block and traceback block, to form a parallel block (M is set
equal to L in the following description), so the biting length
for adjacent PB is 2L. To achieve high decoding throughput on
a GPU, these Nt PBs should be decoded concurrently by two
individual GPU kernels (denoted by K1 and K2) with different
parallelism to match the different computational complexity of
procedures in two directions. Each PB should be successively
handled by GPU thread cluster in K1 and K2, which are named
virtual processors (VP). After synchronization, the outputs of
all VPs in K2 are finally gathered to form the decoded stream.
An example of the design for stream decoding using GPU-
based PBVD with Nt = 4 is shown in Fig.2.
B. Optimized Parallelism for Forward ACS Computation
Typically, the commonly used schemes for the forward
ACS operations are the state-based parallel execution [8] and
the butterfly-based parallel execution [10]. In this paper, a
group-based parallel scheme is proposed by exploiting the
characteristics of the trellis, to reduce the amount of branch
metric computation in the forward procedure.
For a (R, 1,K) convolutional code, the state in the trellis
is defined by the contents of the v binary memory cells
Dv−1∼D0 in the encoder, which can be denoted by Sd
and d = (Dv−1Dv−2 · · · D1D0)2. There are R filters in
the encoder, the rth of which has impulse response g(r) =
[g
(r)
K−1g
(r)
K−2 · · · g(r)1 g(r)0 ], called the generator polynomials.
c(Sd, x) = [c(1)c(2) · · · c(R)] is used to express the encoder
output corresponding to input bit x at state Sd. c(r) is the
output of the rth filter, 0 or 1, which can be calculated by:
c(r) = (x · g(r)K−1)⊕ (DK−2 · g(r)K−2)⊕ · · · ⊕ (D0 · g(r)0 ) (2)
All operations ⊕ are module-2 additions in field GF(2).
Consider a butterfly structure from the trellis, the contiguous
states S2j and S2j+1 in jth butterfly (j = 0, 1, 2, ..., N/2− 1)
would like to shift to the states Sj or Sj+2v−1 for different
input bits. α and β denote the output of encoder at state S2j
with input bit x = 0 and 1 respectively. So as the γ and θ for
state S2j+1. The rth bit α(r) in α = [α(1)α(2) · · · α(R−1)α(R)]
can be obtained by:
α(r) = c(r)(S2j , 0)
= (x · g(r)K−1)⊕ · · · ⊕ (D1 · g(r)1 )⊕ (D0 · g(r)0 )
= (0 · g(r)K−1)⊕ · · · ⊕ (D1 · g(r)1 )⊕ (0 · g(r)0 )
= (DK−2 · g(r)K−2)⊕ · · · ⊕ (D1 · g(r)1 ) (3)
Similarly, β(r), γ(r) and θ(r) can be obtained as follows:
β(r) = c(r)(S2j , 1) = g
(r)
K−1 ⊕ α(r) (4)
γ(r) = c(r)(S2j+1, 0) = α
(r) ⊕ g(r)0 (5)
θ(r) = c(r)(S2j+1, 1) = g
(r)
K−1 ⊕ α(r) ⊕ g(r)0 (6)
From equation (3) to (6) we can conclude that for given
generator polynomials, once the α is established, other outputs
β, γ and θ in the butterfly would be uniquely derived.
Therefore, all the N/2 butterflies in the N -state trellis can
be classified to 2R (denoted by Nc) groups. The groups
are distinguished by α, which means that butterflies in the
same group have the same branch metrics at one stage. As
a result, for the N/Nc states in the same group, only four
branch metrics need to be calculated, to update the N/Nc path
metrics. Thus, the total computation of branch metrics for all
the ACS operations at one stage can be calculated as 2R+2.
For the widely used convolutional codes which have R = 2
and K = 5, 7, 9, or R = 3 and K = 7, 9, the forward ACS
operations can be accelerated due to lower computation of
branch metrics than state-based or butterfly-based parallelism
scheme (2R+2 < 2K).
IV. FRAMEWORK OF KERNELS AND MEMORY
ORGANIZATION ON GPU
A. Kernel Execution and Thread Mapping Strategies
In our GPU-based implementation, two individual kernels
K1 and K2 with different thread dimensions are initiated. K1
finishes the forward computing, followed by K2 which carries
out the traceback and decoding procedures. To describe the
thread organizations in kernels, blockDim and threadDim are
used to represent the number of threadblocks and the number
of threads in each threadblock. In K1, the group-based parallel
execution mode is employed. For the forward computing of a
PB, all the N states will be sorted to Nc groups using the
given criteria. Then for each group, a thread is dispatched to
TABLE I
THREAD DIMENSIONS AND EXECUTION PARALLELISM OF TWO KERNELS
Kernel Thread dimension Parallelism
BlockDim ThreadDim Inter-frame Intra-frame
K1 Nbl 32Nc 32Nbl Nc
K2 Nbl/Nc 32Nc 32Nbl 1
Algorithm 1 Parallel block-based Viterbi decoding algorithm
Kernel 1: Forward procedure
1: for thread block b = 0 to Nbl − 1, warp w = 0 to Nc− 1
and thread t = 0 to 31 parallel do
2: for stage s = 0 to D + 2L− 1 do
3: sp = 0, tid = b× 32 + t;
4: Load input symbol and calculate four branch metrics;
5: for all j ∈ Group(w) do
6: Load: pm1 = PM[2j][t], pm2 = PM[2j + 1][t];
7: reg[j] = min(pm1 +BMα, pm2 +BMγ);
8: take a bitwise record in sp for state j;
9: reg[j+2K−2] = min(pm1+BMα, pm2+BMγ);
10: take a bitwise record in sp for state j + 2K−2;
11: end for
12: Store: PM[∗][t] = reg[∗], SP[s][w][tid] = sp;
13: end for
14: end for
Kernel 2: Backward procedure
15: for thread block b = 0 to Nbl/Nc − 1, warp w = 0 to
Nc − 1 and thread t = 0 to 31 parallel do
16: i = j = g = state = 0, tid = b×Nc×32+w×32+ t;
17: for stage s = D + 2L− 1 to L do
18: Obtain i by state from lookup tables;
19: for g = 0 to Nc − 1 do
20: Load SP[s][g][tid] and store into sp;
21: end for
22: if s ≤ D + L− 1 then
23: Output decoded bit: (state >> (K − 2))&0x01;
24: end if
25: j = state%2K−2, sp = (sp >> i)&0x01;
26: state = 2× j + sp;
27: end for
28: end for
calculate four (or two in special) branch metrics to update
all the path metrics and survivor paths at each stage. Thus,
Nc threads are required to build a virtual processor in K1.
Considering that 32 CUDA threads are managed cooperatively
in batches called a warp, a threadblock in K1 is regulated to
accommodate 32 virtual processors. That means the threadDim
of K1 is Nc times the warp size.
In the second kernel K2, as the backward procedure is
a completely serial processing that can not be executed in
parallel, only one thread is enough to constitute the virtual pro-
cessor in K2. For convenience narration, we let the threadDim
of K2 equal to K1, so that each threadblock in K2 contains
32 × Nc virtual processors. If we allocate Nbl threadblocks
in K1, the total number of PBs Nt should be equal to
32×Nbl. Thus, to handle the Nt PBs simultaneously, Nbl/Nc
threadblocks should be allocated in K2. Inter-frame parallelism
and intra-frame parallelism are introduced to indicate the
number of virtual processors in each kernel and the number
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Fig. 3. The diagram of coalesced memory accesses for survivor paths.
of threads each virtual processor contains, respectively. Table
I gives a summary about the thread dimensions and execution
parallelism of K1 and K2.
B. Memory Organization for Various Information
In the parallel block-based Viterbi decoder, there are several
kinds of data information: (i) the input/output data streams,
which can only be stored in the off-chip global memory as
they need to be exchanged from the host machine; (ii) the
cumulative path metrics and the branch metrics, which are only
updated in the forward procedure, so on-chip register resources
and shared memory can be used under the conditions of
enough capacity; (iii) the survivor paths, which are generated
in forward procedure and fetched in decoding phase, that they
can only be placed in global memory and designed to meet
the alignment requirement for coalesced memory access of
two individual kernels.
It is a challenge to design a suitable data structure for the
survivor paths due to the different intra-frame parallelism in
K1 and K2. Once the coalesced memory access is satisfied
in one of the two kernels, the memory transactions in the
other kernel would face to horrible inefficiencies. To solve
this inconsistency, an optimized construction is exploited in
Fig.3. At the current stage, states from 32 PBs are gathered and
reordered. All states would be collected to Nc groups followed
by the state classification criteria. These Nc groups of states
are mapped to different warps allocated in K1. Inside a group,
N/Nc states from the same PB are processed in order by the
same thread, which means threads with the same threadIdx.x
from these Nc warps make up a virtual processor in K1. As
the survivor path is a record of selected forward path which
can be presented by bit data (for example, bit 0 denotes the
upper branch, and bit 1 denotes the lower branch), these N/Nc
results can be stored by bit in a same unit as:
SP[x][y][z] = 1101 · · · 01︸ ︷︷ ︸
(N/Nc)bits
As a result, the survivor paths should be allocated as SP[D+
2L][Nc][Nt] to ensure coalesced access for contiguous PBs
inside a warp. For each backward stage in K2, Nc individual
results are merged because only one warp is needed for the
backward phase of these 32 PBs. For a single thread in this
warp, all survivor path messages from a PB are loaded with
Nc memory requests, but all in the form of aligned transaction.
After all, the memory requests in both K1 and K2 are managed
without duplicate transactions and extra time overhead.
The shared memory are allocated based on thread blocks
and threads with the same threadIdx.x in different warps need
to swap data to jointly accomplish the forward phase for a PB.
To avoid the bank conflict in shared memory transactions, the
data structure should be devised as PM[N ][32] to ensure that
the accesses for path metrics with the same state id are aligned
and fall into individual shared memory banks. As a result, for
each shared memory store/load instruction, no transaction for
the same request replays and maximum bandwidth utilization
is reached. Remarkably, additional registers are necessary as
the temporary places to store the updated results for path
metrics, and shared memory store transactions would not be
carried out until all the calculations at a stage are finished.
C. Asynchronous Data Transfer and Throughput Analysis
The time overhead of data transfer between host and device
should be taken into account when evaluating a GPU-based
decoder. CUDA supports asynchronous streams technique to
achieve the overlap for data transfer tasks and kernel launches
in different streams. The decoder should activate a suitable
number of CUDA streams and arrange tasks to the idle streams
consecutively to ensure the high occupancy of the GPU device.
For our GPU-based Viterbi decoder, the H2D messages are
blocked input data streams and D2H messages are decoded
bits. A kernel throughput Sk is introduced to evaluate the ker-
nel execution efficiency and it can be obtained by D×NtTk ,where
Tk is kernel execution time. For the H2D data transfer, a
parameter U1 is defined to indicate the number of bytes for
an input symbol storage. Similarly, a parameter U2 is defined
to indicate the number of bytes for the storage of a decoded
bit in D2H data transfer. Thus, the time cost of H2D and D2H
transfer can be calculated by: TH2D =
(D+2L)×Nt×U1
B and
TD2H =
D×Nt×U2
B , where B denotes the PCI-E bandwidth. To
hide data transfer latency, Ns CUDA streams can be allocated
(in each stream, Nt parallel blocks are arranged). Ideally, all
the data transfer batches can be completely hidden by the
kernel executions, besides the first H2D batch and the last D2H
batch. Thus, the decoding throughput can be approximately
calculated by :
T/P ≈ D ×Nt ×Ns
TH2D +
∑
Tk + TD2H
≈ B ×Ns
(1 + 2L/D)× U1 +Ns/Sk + U2 (7)
Notice that the approximation
∑
Tk ≈ Ns × Tk can be used,
though the concurrent kernel execution (CKE) technique or
the Hyper-Q technique in CUDA may be applied.
To improve the decoding throughput, one way is to make
the kernels operate efficiently by the approaches in above
sections, to achieve a higher Sk. Another way is to develop
suitable methods of the storage for input/output messages,
to reduce U1 and U2. For a soft-decision decoding over the
AWGN channel, received symbols should be converted to soft
messages and stored by several bits. In fact, a q-bit fixed-point
quantization scheme can be designed and b32/qc messages can
be packed and stored into a same integer unit. As a result, the
value U1 decreases from 4R to 4R/b32/qc. For the storage
of decoded bits, we can use a similar packing scheme to store
each decoded bit by bitwise operations. In this case, a character
type can store 8 individual decoded bits that reduce U2 to 1/8.
V. EXPERIMENTAL RESULTS AND DISCUSSIONS
The experimentations are carried out on Intel i7-4790k plat-
form with NVIDIA GTX580 (1544MHz, 512 CUDA cores,
and PCI-E 2.0 supported) and Nvidia GTX980 (1126MHz,
2048 CUDA cores, and PCI-E 3.0 supported). The program-
sare complied with GCC 4.8.2 and CUDA 6.5.
A (2,1,7) convolutional code with generator polynomials
g(1) = [1111001] and g(2) = [1011011] is chosen from
CCSDS standard [13] for convenient comparison with other
works. As the code rate is 1/2, the 64 states can be divided
into 22 = 4 groups using the given classification methods, and
the result is shown in Table II. The BER performance under
AWGN channel for various L are presented in Fig.4 (D is fixed
to 512, which is an less important factor). It is shown that as
L rises to 42, which is about 6 times the constraint length,
the BER result is approximate to the theoretical performance.
Actually, in the proposed decoder, larger L results in better
error correction performance, but too large L can cut down
the decoding throughput. Thus, D = 512 and L = 42 are
selected for the parallel block in the following tests.
To demonstrate the improvements by using the proposed
strategies and methods, experimental results of both the
original decoder and the optimized decoder are given for
comparison in Table III, including the kernel execution times,
the data transfer times, the kernel throughput and the decoding
throughput. The proposed decoder is operated on different
GPU devices with various numbers of Nbl and Nt. The
original parallel block-based Viterbi decoder launches only
TABLE II
CLASSIFICATION OF STATES FOR A (2, 1, 7) CONVOLUTIONAL CODE
Group α β γ θ Index of states
0 00 11 11 00 0, 1, 4, 5, 24, 25, 28, 29, 42, 4346, 47, 50, 51, 54, 55
1 01 10 10 01 2, 3, 6, 7, 26, 27, 30, 31, 40, 4144, 45, 48, 49, 52, 53
2 11 00 00 11 8, 9, 12, 13, 16, 17, 20, 21, 3435, 38, 39, 58, 59, 62, 63
3 10 01 01 10 10, 11, 14, 15, 18, 19, 22, 23, 3233, 36, 37, 56, 57, 60, 61
0 1 2 3 4 5 6
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Fig. 4. BER performance of the (2,1,7) convolutional code. (D = 512, 8-bit
quantization)
one kernel to finish the whole decoding procedure. 32-bit float-
point quantization is used for the input soft messages, and
decoded bits are stored in integers. In the optimized decoder,
two kernels with different number of threads are launched
and execution times Tk1 and Tk2 are recorded individually.
It can be seen that the total execution times are reduced
significantly by at least 40%, which results in an improvement
of kernel throughput Sk. Input messages are quantized to 8-
bit, which are stored using the packing scheme, and bitwise
storage is designed for decoded bits. As a result, the H2D/D2H
data transfer sizes are both cut down and TH2D/TH2D are
greatly shorted to improve the decoding throughput (T/P).
To hide data transfer latency, asynchronous transfer technique
is adopted and throughput results with three CUDA streams
(3S) are presented. By comparing with the performance under
the synchronous mode which only uses one CUDA stream
(1S), it shows that the more powerful the GPU is, the more
efficient overlap and more throughput improvement become.
Futhermore, as the increase in the number of concurrently
executed parallel blocks Nt, the GPU will finally run at full
capacity and the decoder will reach the peak throughput.
Table IV shows the decoding throughput comparison be-
tween our work and existing works on various GPU platforms,
which are all for convolutional codes with code rate 1/2 and
constraint length 7. A metric named TNDC (Throughput under
Normalized Decoding Cost) introduced in [14] is provided in
order to make fair comparison. As the normalized results show,
the proposed decoder achieves about 1.5∼9.2 times speedup
compared with the existing GPU-based implementations.
In addition, compared with the existing fastest x86-CPU
work [5], which runs a 64-state VA decoder on the Intel Core
2 Extreme X9650 (4 cores, 3.0GHz) at the speed of 60Mbps,
our results show significant throughput advantages. Compared
with the newest results on FPGA platforms, e.g., 865Mbps
for a 64-state VA decoder on Stratix III 340 (216MHz) [15]
and 10Gbs for a 32-state VA decoder on Xilinx Virtex 7
XC7VX690T-2 [16], our results reach a comparable speed,
TABLE III
TIME CONSUMPTION AND THROUGHPUT OF ORIGINAL AND OPTIMIZED DECODER UNDER DIFFERENT DEVICES AND VARIOUS PARALLELISM
Device Nbl Nt
Original results Optimized results
Tk TH2D TD2H Sk T/P(1S) Tk1 Tk2 TH2D TD2H Sk T/P(1S) T/P(3S)
GTX580
64 2048 2.914 1.532 0.636 359.8 181.5 1.443 0.611 0.377 0.023 509.5 403.4 508.3
128 4096 5.811 2.968 1.280 362.9 185.4 3.046 0.859 0.747 0.043 571.4 446.4 547.7
192 6144 8.514 4.506 1.969 368.0 189.1 4.050 1.232 1.155 0.063 594.5 472.2 571.0
256 8192 11.361 5.986 2.556 368.2 189.3 5.250 1.456 1.571 0.082 628.7 498.4 590.0
320 10240 14.224 7.502 3.192 369.6 189.4 6.513 1.807 1.893 0.101 641.8 504.9 598.3
GTX980
64 2048 1.681 0.865 0.325 620.6 294.7 0.591 0.377 0.261 0.012 1082.5 764.9 1243.5
128 4096 3.232 1.771 0.652 647.1 298.6 0.840 0.386 0.454 0.023 1575.4 1051.4 1623.7
192 6144 4.831 2.684 0.981 650.8 304.9 1.172 0.392 0.678 0.032 2005.2 1253.0 1767.5
256 8192 6.436 3.613 1.333 652.3 308.8 1.568 0.414 0.896 0.042 2116.8 1290.6 1785.2
320 10240 8.034 4.334 1.657 652.5 309.1 1.899 0.523 1.102 0.052 2122.7 1324.7 1802.5
Tk , TH2D and TD2H are in ms. Sk and T/P are in Mbps.
and the good scalability and compatibility make it easy to
transplant our decoder onto future powerful GPU devices to
achieve higher performance.
TABLE IV
DECODING THROUGHPUT COMPARISON WITH EXISTING WORKS
Work Device T/P(Mbps) TNDC Speedup
[6] GTX275 28.7 ≈0.085 ×9.20
[7] 8800GTX 29.4 ≈0.170 ×4.60
[8] GTX580 67.1 ≈0.085 ×9.20
[9] 9800GTX 90.8 ≈0.420 ×1.86
[11] HD7970 391.5 ≈0.207 ×3.78
[10] Tesla C2050 240.9 ≈0.468 ×1.67
GTX580 404.7 ≈0.512 ×1.53
This work GTX580 598.3 ≈0.757 ×1.03
GTX980 1802.5 ≈0.782 ×1.00
VI. CONCLUSION
This paper introduces a parallel block-based Viterbi decoder.
The data stream is divided to a series of parallel blocks for
concurrently decoding. Implementation on GPU uses two indi-
vidual kernels mapping to two decoding phases, and optimized
parallelism inside kernels are presented, which are based on
the proposed state classification criteria. Aiming to accelerate
the decoding, appropriate GPU memory and data structure are
developed for intermediate messages. Storage for input/output
data are designed and multiple CUDA streams are used to
reduce the overhead of data transfer. Experimental results
show that proposed GPU-based decoder achieves about 1.5
times speedup than the existing fastest work on GPU. The
proposed decoding architecture can be used in the software-
defined radio systems, as a flexible Viterbi decoding unit with
strong reconfigurable ability.
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